I. INTRODUCTION
The ever-increasing demand for electrical energy has put pressure on identifying and implementing ways to in crease the efficiency of the apparatus dealing with energy conversion. Different technologies have been developed to implement power supplies with higher efficiency, such as multilevel and interleaved converters.
Multi-level converters were first conceived for high voltage and high-power applications beginning with the NPC inverter proposed by [1] . Since then, many con figurations have been proposed [2] , [3] to establish the highly desirable characteristics for high-power appli cations, such as reduced waveform distortion and low blocking voltage by switching devices [4] . The three principal configurations are diode-clamped (or NPC), flying capacitor and cascade multi-level inverters [5] , [6] .
More recently, multi-level converters have found ac ceptance in low power systems, especially in photo voltaic applications, since it is possible to generate high quality voltage waveforms with semiconductor switches operating at a frequency near the fu ndamental [7] . DC-AC multi-level converters for single-phase output voltage has been also explored in the technical literature For instance, [14] proposed a single-phase multilevel converter for application in electrified railway, while [15] proposed a family of single-phase multi-level inverters with the same number switching devices as in the conventional topology but without clamping diodes and flying capacitors. More contributions for five-level output have been addressed in [16] [17] [18] [19] . This paper proposes an energy conversion unit constituted by a single-phase DC AC converter with five levels at the output converter side.
The proposed topology, depicted in Fig. 1 , has an optimized relationship between the number of levels per number of switches: nLlnS=5/4, which is by far the best relationship among the converters proposed in the technical literature. It is assumed that the currents in the coupled-windings are in continuous conduction mode, as highlighted in Then the voltages VaO will be given by From (5) it is possible to simplify and model the converter as depicted in Fig. 4(b) . Table I shows the converter voltages as a fu nction of the state of the switches. Notice that there are five levels available at the output converter side.
Another important variable in this circuit is the induc tor voltage ( V ind), which will be used to guarantee the continuous conduction mode, this voltage is given by 
Those equations (7)- (8) 
In terms of average values, equations (7)- (8) can be written respectively by 2v*
From (13) Once the voltages vI' vi nd and Vdc are given, to complete the modulation scheme Sbl must be defined following these rules: (i) Sbl = 1 if vI < ° and Sbl = ° if vI 2: 0, as observed in Table 1 . Notice that the leg b is operating at low frequency (the same frequency of the load), which represents an advantage due to switching losses reduction. Fig. 5 shows the analog solution for the PWM strategy presented in equations (15)- (16) .
IV. COMPARISON AMONG PROPOSED AND CONVENTIONAL SOLUTIONS
A direct comparison among the proposed converter (see Fig. 1 ) and the conventional ones presented in Fig.  2 (a simple H-bridge 4-swtich 3-level converter has also been added in this comparison) reveals some advantages for the 5-level 4-switch converter as presented in the Table II . In this table FC stands for flying capacitor.
Although using an inductor element, the proposed converter has the best nL / nS relationship, which gives benefits in terms of higher efficiency and reduced costs.
Assuming the same switching frequency (20KHz) for the proposed converter and for the simple H-bridge converter (four switches), Fig. 6 shows a comparison between We ight Total Harmonic Distortion (WTHD) and modulation index ( ma) for proposed converter and con ventional one. As expected, due to the increased number of levels the WTHD is lower for the proposed converter.
Although reducing rna for the proposed converter im plies in reducing the number of levels at the output converter side, its WTHD is still lower than that one for the conventional converter. Another comparison between these two configurations was in terms of semiconductor power losses. In this case to guarantee a fair comparison, the switching frequency of the proposed converter was reduced until both converters reach the same WTHD level. Tables III and IV Tables III and IV, the 
V. SIMULATION RESULTS
The proposed converter has been simulated by using PSIM software. The load is given by R = 39.60, L = 50mB, the DC link voltage source 375V, and the switching frequency 5KHz. Fig. 7 shows the simulation results for the single-phase DC-AC converter. Fig. 7 (top) shows load voltage Vz which has 5 levels (±V dc ,0,±V dc!2) and fig. 7 (bottom) 978-1-4673-5202-4/12/$31.00 © 2013 IEEE shows the load current iz . In Fig. 8 it has been shown another set of the simulation results with the DC link voltage source equal to 600V. Fig. 8(a) and 8(b) show the current and voltage for all elements (switches, diodes and inductors) for the leg with inductors. Fig. 9 (top) shows, the comparison between load current and reference current for a closed-loop operation by using a PI controller. Notice that both waveforms match each other even for a hard step transient for the reference current at t=0.3s. In this case the amplitude of the current has changed to guarantee the effectiveness of the controller. Fig. 9 (middle) shows the reference voltage and Fig. 9 (bottom) shows the load voltage which depends of rna . As expected from the theoretical analysis (see Fig. 6 ), the number of levels for the proposed circuit is dependent of the modulation index ( ma), which explains why prior to t=0.3s Vz has three levels and after 0.3s it has five levels.
VI. CONCLUSION
This study proposed a single-phase DC-AC converter with five levels at the output converter side by using one split-wound coupled inductor and two extra diodes. The proposed topology has an improved relationship between the number of levels per number of switches. In addition to the optimized relationship nLlnS, the most important characteristics of the proposed configuration are: (i) reduced number of semiconductor devices, while keeping the high number of levels at the output converter side, (ii) just one DC source without any need to balance the capacitor voltages, and (iii) high efficiency. [2] S. Mariethoz and A. Rufer, "New configurations for the three phase asymmetrical multilevel inverter," in Industry Applica 
